Normal view MARC view ISBD view

Design simulation of NMOS E/D process on Suprem

Singh, Chatar

Design simulation of NMOS E/D process on Suprem - New Delhi: Centre For Applied Research in Electronics, 1977 - 15p.

Subjects--Topical Terms:
Science

Subjects--Index Terms: Plasma

Universal Decimal Class. No.: T 681.3.06 /

Place hold
Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)